In this paper, a so-called OPTimized Pulse Width Modulation (OPT-PWM) strategy with a minimal number of commutations for a multilevel converter (MC) is proposed. The principle is based on the reduction of the number of switch commutations by removing the unnecessary ones for each voltage level transition. The OPT-PWM strategy is applied to a five-level H-Bridge Neutral Point Clamped (HB-5L-NPC) inverter. A specific block based on a state machine is added to conventional modulation techniques to perform the transitions from a given voltage level to another one via the best trajectory with a minimal number of commutations. The principle of this additional block can be applied to any modulation technique. In this paper, the proposed strategy is validated first by simulation and then through experimental tests.
Introduction
In recent decades, the use of power converters in high-power and medium-voltage (MV) industrial applications such as the integration of renewable resources, distributed power generation systems, microgrids, energy storage systems, and motor drives has significantly increased. There are two major families for voltage source inverters (VSI): two-level and multilevel inverters (MLI) where the prefix "multi" means any integer greater than two. In MV applications, with respect to device rating limits, MLI has attracted increasing attention in the last decade. MLI provides significant advantages for these applications. Among these advantages, the THD (Total Harmonic Distortion) improvement in output signals at low switching frequencies is most discussed in the literature. Due to this improvement, the size of the output passive filters can be reduced. Moreover, a lower switching frequency allows performance with higher efficiency [1] .
In the literature, four major multilevel inverters are commonly studied [2] : Neutral Point Clamped (NPC) [3] [4] [5] [6] [7] [8] [9] [10] , Flying Capacitor (FC) [11, 12] , Cascaded H-Bridge (CHB) [13, 14] , and Modular Multilevel Converter (MMC) [15, 16] . They have major advantages compared to two-level inverters, mainly because they operate at lower switching frequencies. More, they provide a higher number of levels; thus, the staircase waveform is increased. In a recent review paper [17] , these attractive features of MLI are highlighted and discussed. 
Control of the HB-5L-NPC by Classical LS-PWM
To control the converter, a conventional modulation strategy was considered. The block LS-PWM in Figure 1 generates the switching patterns by comparing two triangular carriers with two sinusoidal references. As shown in Figure 3a , the positive triangular carrier signal (Car_Pos) and the sinusoidal reference (Ref_Pos) are used to generate the control signals for the switches T11 and T13 (leg1 for 3-level HB-NPC in Figure 3b ). To generate the control signals of the components T12 and T14 (Leg1), the positive sinusoidal reference is compared with the negative triangular signal (Car_Neg). The controls for the four switches of the Leg2 (T21, T22, T23, and T24) are generated by comparing the negative sinusoidal reference (Ref_Neg) with the two carriers. The generated outputs of the LS-PWM block and the control signals are given in Figure 3b . Thus, as can be seen, the output voltage (at the bottom of Figure 3b ) behavior has five levels (−Vdc, −Vdc/2, 0, Vdc/2, and Vdc). 
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Figure 2. (a) Three-level NPC topology (for one phase); (b) HB-5L-NPC topology (for one phase).
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Simulation Results for the HB-5L-NPC Converter Controlled by LS-PWM
Some simulations in the Matlab/Simulink environment using the SimPowerSystem library were performed to study the system depicted in Figure 2 . The simulation results illustrate the possibility of reducing the number of commutations. The system parameters are introduced in Table 1 , where fpwm is the PWM switching frequency and m is the modulation index.
The simulation results for the output voltage are shown in Figure 4 . As mentioned before, the goal of this paper is to propose an additional advanced functionality for the modulation strategy that provides the minimal number of switch commutations. For this, let us first analyze the output voltage generated by the classical LS-PWM, as given in Figure 4 . Ref_Pos.
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The Switching Number Reduction
As indicated in Figure 4 , some small variations in the output voltage V o (t) at the V dc /2 and −V dc /2 levels occur. To better understand our approach, these small variations are highlighted in Zooms 1 to 4 in Figure 4 .
These small variations are not generated by changes in the level of the output voltage and are due to some switch commutations. It is clear that when the output voltage reference level remains the same (equal to V dc /2 or −V dc /2), it is not necessary to have any commutations. In order to clarify the origin of these voltage variations, the 18 possible combinations (states) of the eight switches to generate a given output voltage level (V o ) are illustrated in Figure 5 . In this figure, a state S X (with x from 1 to 18) corresponds to the realization of a given voltage level obtained by on-state switches of the converter (in red color). 
As indicated in Figure 4 , some small variations in the output voltage Vo(t) at the Vdc/2 and −Vdc/2 levels occur. To better understand our approach, these small variations are highlighted in Zooms 1 to 4 in Figure 4 .
These small variations are not generated by changes in the level of the output voltage and are due to some switch commutations. It is clear that when the output voltage reference level remains the same (equal to Vdc/2 or −Vdc/2), it is not necessary to have any commutations. In order to clarify the origin of these voltage variations, the 18 possible combinations (states) of the eight switches to generate a given output voltage level (Vo) are illustrated in Figure 5 . In this figure, a state SX (with x from 1 to 18) corresponds to the realization of a given voltage level obtained by on-state switches of the converter (in red color). In Figure 5 , when the requested output voltage level is equal to Vdc/2 (in the case where i(t) > 0), there are two possibilities (states S2 and S3). Therefore, only T11 and T24 can be commuted when the states change (but Vo remains the same). When the requested voltage level is equal to −Vdc/2 (with i(t) < 0, states S16 and S17) only T14 and T21 are switching. Thus, only the corresponding switching patterns are analyzed.
In order to understand what happens during these four intervals (Zooms 1 to 4), the simulation results of the output voltage were observed. To confirm the commutation of one switch, not only were the switching patterns (sent by the LS-PWM block to the switch) observed but the currents passing in the switches were also verified. Figures 6-9 give the switching patterns and the associated switch currents during the highlighted phases in Figure 4 (Zooms 1 to 4).
As illustrated in Figures 6-9 , the output voltage Vo(t) is not constant and small variations occur while it should be constant and equal to Vdc/2. The currents and switching patterns confirm that these oscillations are due to unnecessary commutations. For example, in Figure 6 , the converter is in state In Figure 5 , when the requested output voltage level is equal to V dc /2 (in the case where i(t) > 0), there are two possibilities (states S2 and S3). Therefore, only T11 and T24 can be commuted when the states change (but V o remains the same). When the requested voltage level is equal to −V dc /2 (with i(t) < 0, states S16 and S17) only T14 and T21 are switching. Thus, only the corresponding switching patterns are analyzed.
As illustrated in Figures 6-9 , the output voltage V o (t) is not constant and small variations occur while it should be constant and equal to V dc /2. The currents and switching patterns confirm that these oscillations are due to unnecessary commutations. For example, in Figure 6 , the converter is in state S2 and then passed to state S3 ( Figure 5 ). Both states generate V o = V dc /2; therefore, four unnecessary commutations for the same output voltage level are generated. These commutations inevitably decrease the efficiency of the converter. Therefore, to improve the efficiency of the converter, these unnecessary commutations should be avoided. After analyzing all switching patterns and currents over one period of V o , it is confirmed that the unnecessary commutations occur only in the considered four zones (detailed before). In the next section, the proposed advanced modulation strategy to eliminate some 16 unnecessary commutations per period is developed.
Electronics 2019,12, x; doi: FOR PEER REVIEW 6 of 18 S2 and then passed to state S3 ( Figure 5 ). Both states generate Vo = Vdc/2; therefore, four unnecessary commutations for the same output voltage level are generated. These commutations inevitably decrease the efficiency of the converter. Therefore, to improve the efficiency of the converter, these unnecessary commutations should be avoided. After analyzing all switching patterns and currents over one period of Vo, it is confirmed that the unnecessary commutations occur only in the considered four zones (detailed before). In the next section, the proposed advanced modulation strategy to eliminate some 16 unnecessary commutations per period is developed. 
The Principle of the Proposed OPT-PWM Strategy
As mentioned before, several modulation strategies have been conventionally proposed in the literature to control the output voltage of multilevel inverters [17] . In this paper, to illustrate our contribution, the classical LS-PWM is considered and an additional block is proposed to provide a minimal number of commutations. Nevertheless, any conventional PWM method can be used ( [1, 8, 15] and [24] [25] [26] [27] ), and the same modification of the modulation strategy we propose can be applied in all cases.
Before discussing the OPT-PWM, it is necessary to define the following terms used in this paper:
• Transition: passing from one state to another one.
• Trajectory: A trajectory is made up of all the transitions that make it possible to pass from the initial output voltage level to the desired voltage level. A trajectory may consist of one or more transitions.
• NOT: number of transitions for a trajectory.
• NOC: number of commutations.
• NOCSx-Sy: number of commutations to switch from state Sx to state SY.
• NOCtotal: total number of commutations made by the switches during a trajectory. 
• Transition: passing from one state to another one. In the first step, the requested voltage level (Vo*) will be determined by using the switching patterns generated by the conventional PWM block used in the classical modulation strategy. Then, the state selection algorithm will find the best trajectory and states to obtain the voltage level Vo* with a minimal number of commutations. This is performed by the "Commutation Optimizer" block given in Figure 10 . This optimization only depends on the initial and final voltage levels and consequently does not depend on the used modulation strategy. In the first step, the requested voltage level (V o *) will be determined by using the switching patterns generated by the conventional PWM block used in the classical modulation strategy. Then, the state selection algorithm will find the best trajectory and states to obtain the voltage level V o * with a minimal number of commutations. This is performed by the "Commutation Optimizer" block given in Figure 10 . This optimization only depends on the initial and final voltage levels and consequently does not depend on the used modulation strategy.
Determination of the Voltage Level Vo*

Determination of the Voltage Level V o *
For the commutation optimizer algorithm to find the best trajectory, the reference voltage level (V o *) has to be determined. Based on the 18 possible states (Figure 5 ), suitable control was predefined and is recorded in Table 2 . As an example for the state S1, the switches T11, T12, T22, and T24 should be "on" whereas the other switches are "off". Then, the block called "Output Voltage Calculation" compares the generated PWM switching patterns with the predefined table (Table 2 ) to find the required voltage level V o *. V dc S1 T11, T12, T23, T24 S10 D11, D12, D23, D24 T12, T23, T24  S11  D11, D12, T22, DC2+  S3  T11, T12, T23, DC2−  S12  DC1−, T13, D23, D24   0   S4  DC1+, T12, T23, DC2−  S13  DC1−, T13, DC2+, T22  S5  T23, T24, D14, D13  S14  D11, D12, T21, T22  S6  T11, T12, D22, D21  S15  T13, T14 , D23, D24 −, T23  S16  T13, T14, T22, DC2+  S8  DC1+, T12, D21, D22  S17  DC1−, T13, T21, T22 −V dc S9 D13, D14, D21, D22 S18 T13, T14, T21, T22
Search for the Trajectory with a Minimal Number of Commutations
Once the output voltage V o * (Figure 10 ) is fixed by the classical PWM control, a second block called "State Selection" selects the best state and trajectory with the minimum number of commutations to perform the required voltage level.
To pass from one level of voltage to another, several trajectories are possible. In addition, each trajectory can contain several transitions between different states. Each transition (S X → S Y ) is associated with a given number of commutations (NOC Sx-Sy ), directly related to the number of switches changing their status (on ↔ off) from S X to S Y (one voltage level to another). Thus, to achieve the goal of this method, the total number of commutations (NOC total ) during each change in the output voltage level has to be minimized. For this, all possible trajectories are observed. It is clear that NOC increases with the number of transitions (NOT). To accelerate the execution of the proposed algorithm, the trajectories with more than two transitions are ignored. Indeed, in all cases, the maximum value of NOT will be equal to 2, which allows selecting the optimal trajectories. After trajectory selection, the NOC of each transition and then NOC total is calculated. Finally, the trajectory with the minimum NOC total is selected.
The optimal trajectory search method is summarized in the flowchart presented in Figure 11 . This algorithm is used to determine the optimal trajectory for one change in voltage level. Note that this algorithm ( Figure 11 ) can lead to the choice of one or more trajectories. In the case where more than one trajectory is chosen, the trajectory using the switches which had the lowest number of commutations during the period before will be selected.
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Selection of an Optimized Trajectory out of the Optimal Trajectories
As mentioned before, the "Output Voltage Calculation" block ( Figure 10 ) compares the switching patterns generated by the PWM (δij) to the possible states in Table 2 to find the corresponding state. Once the concerned state is obtained, the value of the next output voltage level (Vo*) is known. As illustrated in Figure 5 , each voltage level may have more than one state. Now, the task of the "State Selection" block is the selection of a trajectory with the minimal NOCtotal to pass from SX (actual state) to Sy (the state with Vo*). Figure 12 illustrates all of the trajectories (based on Table 2 with i(t) > 0) that could be used to pass from SX to SY. 
As mentioned before, the "Output Voltage Calculation" block ( Figure 10 ) compares the switching patterns generated by the PWM (δij) to the possible states in Table 2 to find the corresponding state. Once the concerned state is obtained, the value of the next output voltage level (V o *) is known. As illustrated in Figure 5 , each voltage level may have more than one state. Now, the task of the "State Selection" block is the selection of a trajectory with the minimal NOC total to pass from S X (actual state) to S y (the state with V o *). Figure 12 illustrates all of the trajectories (based on Table 2 with i(t) > 0) that could be used to pass from S X to S Y .
As mentioned before, the "Output Voltage Calculation" block ( Figure 10 ) compares the switching patterns generated by the PWM (δij) to the possible states in Table 2 to find the corresponding state. Once the concerned state is obtained, the value of the next output voltage level (Vo*) is known. As illustrated in Figure 5 , each voltage level may have more than one state. Now, the task of the "State Selection" block is the selection of a trajectory with the minimal NOCtotal to pass from SX (actual state) to Sy (the state with Vo*). Figure 12 illustrates all of the trajectories (based on Table 2 with i(t) > 0) that could be used to pass from SX to SY. As can be seen in Figure 12 (and Figure 5) , in some cases, it may be necessary to perform several transitions to switch from one voltage level to another. As mentioned before, the trajectories with NOT > 2 will be ignored by the proposed algorithm ( Figure 13 ).
The following color code (see Figure 12 ) is used for the transitions according to the number of communications:
Green (finest line): 2 commutations, Orange: 4 commutations, Red: 6 commutations, Brown (thickest line): 8 commutations.
For instance, one of the possible trajectories to pass from S9 to S6 is S9 → S8 → S6. The NOC S9-S6 of this trajectory is 10, as detailed below:
(1)
After calculation of the NOC for all possible trajectories, the results are presented in Table 3 . The selected trajectories lead to a minimum NOC total with the minimum number of transitions.
In the case where several trajectories with the same NOC total are available, as mentioned before, a new criterion will be taken into account. This criterion is the number of uses (Nu) of each transition. For this, the Nu of each transition is stocked during a period, and then the trajectory with the minimal Nu will be selected. This new criterion makes it possible to better distribute the commutations of the switches over each cycle and increase the lifetime of the components. Figure 13 summarizes the different steps taken to perform the proposed OPT-PWM.
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After calculation of the NOC for all possible trajectories, the results are presented in Table 3 . The selected trajectories lead to a minimum NOCtotal with the minimum number of transitions.
In the case where several trajectories with the same NOCtotal are available, as mentioned before, a new criterion will be taken into account. This criterion is the number of uses (Nu) of each transition. For this, the Nu of each transition is stocked during a period, and then the trajectory with the minimal Nu will be selected. This new criterion makes it possible to better distribute the commutations of the switches over each cycle and increase the lifetime of the components. Figure 13 summarizes the different steps taken to perform the proposed OPT-PWM. 
Simulation Results
To validate the performance of the proposed OPT-PWM applied to the HB-5L-NPC topology (Figure 2) , some simulations were performed in the Matlab/Simulink environment using the SimPowerSystem library developed by MathWorks (Natick, MA, USA). The simulated system was the same as that illustrated in Figure 1 with an RL load and the OPT-PWM control. The parameters are presented in Table 1 . Figure 14 shows the output voltage when the converter is controlled by the proposed OPT-PWM. By comparing Figures 4 and 14 , it can be seen that the output voltage waveforms are the same. To verify the elimination of the unnecessary commutations on the V dc /2 (and also −V dc /2) level, the same zooms as in Figure 4 were performed. Figures 15-18 can be compared with Figures 6-9. As can be observed, any commutation when the voltage level remains constant (equal at Vdc/2 and -Vdc/2) is no longer performed. Thus, the total number of commutations is decreased by 16 over one period. To compare the proposed OPT-PWM and the classical LS-PWM, the operation of the system was tested for different switching frequencies while other parameters were kept unchanged. Table 4 shows the result when the system was operated under different switching frequencies. The THD of To compare the proposed OPT-PWM and the classical LS-PWM, the operation of the system was tested for different switching frequencies while other parameters were kept unchanged. Table 4 shows the result when the system was operated under different switching frequencies. The THD of the injected current for the OPT-PWM is lower than for the LS-PWM at all frequencies. It should be To compare the proposed OPT-PWM and the classical LS-PWM, the operation of the system was tested for different switching frequencies while other parameters were kept unchanged. Table 4 shows the result when the system was operated under different switching frequencies. The THD of the injected current for the OPT-PWM is lower than for the LS-PWM at all frequencies. It should be mentioned that the proposed method always reduces the number of commutations, thus decreasing the switching losses in the system. 
Experimental Results
To verify the validity of the proposed OPT-PWM control applied to the HB-5L-NPC, several experimental tests were carried out. The same parameters as those used in the simulations were considered. The test bench ( Figure 19 ) was based on IGBT modules commercialized by the SEMIKRON Company (Nuremberg, Germany), reference SKM50GB123D. These IGBTs were driven by SKHI 22A drivers, distributed by the same company. The DC bus capacity value was 2200 µF. The control method was applied by using a dSPACE system (Paderborn, Germany) containing a DS1005 control card as well as a DS2004 for high-resolution analog conversion (16 bit-0.8 µs) and a DS5101 PWM card with 12 outputs. The hardware implementation on the DS1005 was based on the modeling of the control algorithm carried out in the Matlab environment with classical blocks from the Simulink toolbox.
Some tests with a LS-PWM control were first performed and then the proposed OPT-PWM was applied to control the system. The results obtained from the two modulation strategies are compared in the following sections. Figure 20 shows the output voltage of the converter with LS-PWM control. These results show clearly that there are the same small variations (peaks) at the same intervals as in the simulations. To confirm this, two zooms, one when the voltage remains a long time at Vdc/2 and the other at −Vdc/2, were made and are presented in Figures 21 and 22. ZOOM1 ZOOM2 Figure 19 . Experimental test bench.
Experimental Results with LS-PWM Control
The control method was applied by using a dSPACE system (Paderborn, Germany) containing a DS1005 control card as well as a DS2004 for high-resolution analog conversion (16 bit-0.8 µs) and a DS5101 PWM card with 12 outputs. The hardware implementation on the DS1005 was based on the modeling of the control algorithm carried out in the Matlab environment with classical blocks from the Simulink toolbox.
Some tests with a LS-PWM control were first performed and then the proposed OPT-PWM was applied to control the system. The results obtained from the two modulation strategies are compared in the following sections. Figure 20 shows the output voltage of the converter with LS-PWM control. These results show clearly that there are the same small variations (peaks) at the same intervals as in the simulations. To confirm this, two zooms, one when the voltage remains a long time at V dc /2 and the other at −V dc /2, were made and are presented in Figures 21 and 22. Figure 20 shows the output voltage of the converter with LS-PWM control. These results show clearly that there are the same small variations (peaks) at the same intervals as in the simulations. To confirm this, two zooms, one when the voltage remains a long time at Vdc/2 and the other at −Vdc/2, were made and are presented in Figures 21 and 22 . Figure 23 shows the output voltage of the HB-5L-NPC converter with the proposed OPT-PWM control. Figure 23 shows the output voltage of the HB-5L-NPC converter with the proposed OPT-PWM control. Figure 23 shows the output voltage of the HB-5L-NPC converter with the proposed OPT-PWM control. Figures 24 and 25 show the experimental results for the OPT-PWM. As can be seen, there are no unnecessary commutations. This means that the goal of the proposed control was met: the advanced functionality for the modulation strategy that evaluates possible switching state trajectories and implements the trajectory that provides the minimal number of commutations is efficient. Figure 22 . Output voltage Vo(t) and switching patterns sent to T11, T12, T23, and T24 (ZOOM 2 in Figure 20 ). Figure 23 shows the output voltage of the HB-5L-NPC converter with the proposed OPT-PWM control.
Experimental Results with the Proposed OPT-PWM Control
ZOOM 1 ZOOM 2
Vo(t) Figures 24 and 25 show the experimental results for the OPT-PWM. As can be seen, there are no unnecessary commutations. This means that the goal of the proposed control was met: the advanced functionality for the modulation strategy that evaluates possible switching state trajectories and implements the trajectory that provides the minimal number of commutations is efficient. Figures 24 and 25 show the experimental results for the OPT-PWM. As can be seen, there are no unnecessary commutations. This means that the goal of the proposed control was met: the advanced functionality for the modulation strategy that evaluates possible switching state trajectories and implements the trajectory that provides the minimal number of commutations is efficient. 
Conclusions
This paper proposed an advanced PWM strategy applied to a five-level H-Bridge Neutral Point Clamped inverter. This modulation strategy optimizes the number of commutations without any degradation of the conventional PWM control performance. Both simulations and experimental tests were performed to confirm the validity of the proposed method. The results obtained with conventional PWM control (LS-PWM) and the proposed OPT-PWM control present similar output voltages for the HB-5L-NPC. The OPT-PWM results confirm that unnecessary commutations were removed.
By considering the number of commutations for each switch in simulations and experimental tests for two cases, thanks to the OPT-PWM control, the efficiency of the converter was improved. We note again that this advanced modulation strategy with reduced complexity can be applied to any modulation technique because its implementation uses an additional block.
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